ChipFind - документация

Электронный компонент: PM8620

Скачать:  PDF   ZIP

Document Outline

NSE-20GTM Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers' Internal Use
Document ID: PMC-2000170, Issue 3
PM8620
NSE-20G
20G Narrowband Switch Element
Data Sheet
Preliminary
Issue 3: May, 2001
NSE-20GTM Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers' Internal Use
1
Document ID: PMC-2000170, Issue 3
Legal Information
Copyright
2001 PMC-Sierra, Inc.
The information is proprietary and confidential to PMC-Sierra, Inc., and for its customers'
internal use. In any event, you cannot reproduce any part of this document, in any form, without
the express written consent of PMC-Sierra, Inc.
PMC-2000170 (P3)
Disclaimer
None of the information contained in this document constitutes an express or implied warranty by
PMC-Sierra, Inc. as to the sufficiency, fitness or suitability for a particular purpose of any such
information or the fitness, or suitability for a particular purpose, merchantability, performance,
compatibility with other parts or systems, of any of the products of PMC-Sierra, Inc., or any
portion thereof, referred to in this document. PMC-Sierra, Inc. expressly disclaims all
representations and warranties of any kind regarding the contents or use of the information,
including, but not limited to, express and implied warranties of accuracy, completeness,
merchantability, fitness for a particular use, or non-infringement.
In no event will PMC-Sierra, Inc. be liable for any direct, indirect, special, incidental or
consequential damages, including, but not limited to, lost profits, lost business or lost data
resulting from any use of or reliance upon the information, whether or not PMC-Sierra, Inc. has
been advised of the possibility of such damage.
Trademarks
S/UNI is a registered trademark of PMC-Sierra, Inc. and NSE-20G, SBS, CHESS, TEMUX-84,
AAL1gator-32, FREEDM-336, SPECTRA, and SBI are trademarks of PMC-Sierra, Inc.
NSE-20GTM Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers' Internal Use
2
Document ID: PMC-2000170, Issue 3
Contacting PMC-Sierra
PMC-Sierra
8555 Baxter Place Burnaby, BC
Canada V5A 4V7
Tel: (604) 415-6000
Fax: (604) 415-6200
Document Information: document@pmc-sierra.com
Corporate Information: info@pmc-sierra.com
Technical Support: apps@pmc-sierra.com
Web Site:
http://www.pmc-sierra.com
NSE-20GTM Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers' Internal Use
3
Document ID: PMC-2000170, Issue 3
Table of Contents
1
Features..................................................................................................................... 11
2
Applications ...............................................................................................................12
3
References ................................................................................................................13
4
Application Examples ................................................................................................14
5
Block Diagram ...........................................................................................................17
6
Description.................................................................................................................19
7
Pin Diagram ...............................................................................................................20
8
Pin Description...........................................................................................................24
8.1
Pin Description Table ........................................................................................24
8.2
Analog Power Filtering Recommendations.......................................................41
9
Functional Description ...............................................................................................43
9.1
LVDS Overview .................................................................................................43
9.1.1
LVDS Receiver (RXLV) ........................................................................44
9.1.2
LVDS Transmitter (TXLV) .....................................................................44
9.1.3
LVDS Transmit Reference (TXREF) ....................................................44
9.1.4
Data Recovery Unit (DRU) ...................................................................44
9.1.5
Parallel to Serial Converter (PISO) ......................................................45
9.1.6
Clock Synthesis Unit (CSU) .................................................................45
9.2
Receive 8B/10B Frame Aligner (R8TD)............................................................45
9.2.1
FIFO Buffer...........................................................................................45
9.3
Transmit 8B/10B Encoder (T8TE).....................................................................45
9.3.1
SBI336S 8B/10B Character Encoding .................................................46
9.3.2
Serial TelecomBus 8B/10B Character Encoding..................................47
9.3.3
Serial SBI336S and TelecomBus Alignment........................................49
9.3.4
Character Alignment Block...................................................................49
9.3.5
Frame Alignment ..................................................................................50
9.3.6
SBI336S Multiframe Alignment ............................................................52
9.4
DS0 Cross Bar switch (DCB) ............................................................................52
9.5
Clock Synthesis and Transmit Reference Digital Wrapper (CSTR)..................53
9.6
Fabric Latency...................................................................................................53
9.7
JTAG Support....................................................................................................53
9.8
Microprocessor Interface ..................................................................................53
9.9
In-band Link Controller (ILC).............................................................................54
NSE-20GTM Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers' Internal Use
4
Document ID: PMC-2000170, Issue 3
9.9.1
In-Band Signaling Channel Fixed Overhead........................................55
9.10 Microprocessor Interface ..................................................................................56
10 Normal Mode Register Description............................................................................60
11
Test Features Description........................................................................................131
11.1 Master Test and Test Configuration Registers ................................................131
11.2 JTAG Test Port ................................................................................................134
11.2.1 Boundary Scan Cells..........................................................................138
12 Operation .................................................................................................................140
12.1 Software Default Settings ...............................................................................140
12.1.1 Setting the T8TE Time-slot Configuration #1 Register.......................140
12.1.2 Setting the T8TE Time-slot Configuration #2 Register.......................140
12.1.3 Configuring the NSE-20G to Use Fewer Links ..................................140
12.1.4 PCB Design Notes .............................................................................142
12.2 "C1" Synchronization.......................................................................................142
12.3 Synchronized Control Setting Changes ..........................................................143
12.3.1 SBS/NSE-20G Systems with DS0 and CAS switching ......................143
12.3.2 SBS/NSE-20G Systems switching DS0s without CAS ......................145
12.3.3 SBS/NSE-20G Non-DS0 Level Switching with SBI336 Devices .......147
12.4 NSE-20G CPU Interaction with the Switching Cycle When Using the ILC.....148
12.5 Controlling frame alignment in the receive port. .............................................149
12.6 DS0 Cross-Bar Switch (DCB) Operation ........................................................150
12.6.1 Configuring the DCB using Port Transfer Mode.................................150
12.6.2 Configuring the DCB using Word Transfer Mode...............................151
12.6.3 Reading Configurations......................................................................152
12.6.4 DCB Online to Offline Memory Page Copy........................................152
12.7 TelecomBus Mode Operation..........................................................................153
12.8 SBI column Mode Operation...........................................................................153
12.9 SBI DS0 Mode Operation ...............................................................................154
12.10 SBI DS0 with CAS Mode Operation................................................................154
12.11 ILC Operation..................................................................................................155
12.12 ILC CPU Operations .......................................................................................156
12.12.1 Accessing the Transmit Message FIFO .............................................156
12.12.2 Accessing the Receive Message FIFO ..............................................156
12.12.3 Handling the Transmit Header ...........................................................160
12.12.4 Handling the Receive Header ............................................................160